Normal view MARC view ISBD view

Computer organization and architecture : designing for performance / William Stallings

By: Stallings, William.
Publisher: Upper Saddle River, N.J. : Pearson Education, c2003Edition: 6th ed., Int. ed.Description: xix, 815 p. : ill. ; 24 cm.ISBN: 0130351199; 0130493074 (pbk. : Int. ed.).Subject(s): Computer architecture | Computer organizationDDC classification: 004.22
Contents:
Web Site. - Preface. - Pt. I. Overview. Ch. 1. Introduction. Ch. 2. Computer Evolution and Performance. - Pt. II. The Computer System. Ch. 3. A Top-Level View of Computer Function and Interconnection. Ch. 4. Cache Memory. Ch. 5. Internal Memory. Ch. 6. External Memory. Ch. 7. Input/Output. Ch. 8. Operating System Support. - Pt. III. The Central Processing Unit. Ch. 9. Computer Arithmetic. Ch. 10. Instruction Sets: Characteristics and Functions. Ch. 11. Instruction Sets: Addressing Modes and Formats. Ch. 12. CPU Structure and Function. Ch. 13. Reduced Instruction Set Computers. Ch. 14. Instruction-Level Parallelism and Superscalar Processors. Ch. 15. The IA-64 Architecture. - Pt. IV. The Control Unit. Ch. 16. Control Unit Operation. Ch. 17. Microprogrammed Control. - Pt. V. Parallel Organization. Ch. 18. Parallel Processing. - Appendices. Appendix A. Digital Logic. Appendix B. Number Systems. Appendix C. Projects for Teaching Computer Organization and Architecture. - Glossary. - References. - Index.
Item type Current location Call number Copy number Status Notes Date due Barcode Remark
Main Collection TC External Storage
004.22 STA (Browse shelf) 1 Available GENxx,GENxx,03,GR 5000072822 Please fill up online form at https://taylorslibrary.taylors.edu.my/services/external_storage1

Web Site. - Preface. - Pt. I. Overview. Ch. 1. Introduction. Ch. 2. Computer Evolution and Performance. - Pt. II. The Computer System. Ch. 3. A Top-Level View of Computer Function and Interconnection. Ch. 4. Cache Memory. Ch. 5. Internal Memory. Ch. 6. External Memory. Ch. 7. Input/Output. Ch. 8. Operating System Support. - Pt. III. The Central Processing Unit. Ch. 9. Computer Arithmetic. Ch. 10. Instruction Sets: Characteristics and Functions. Ch. 11. Instruction Sets: Addressing Modes and Formats. Ch. 12. CPU Structure and Function. Ch. 13. Reduced Instruction Set Computers. Ch. 14. Instruction-Level Parallelism and Superscalar Processors. Ch. 15. The IA-64 Architecture. - Pt. IV. The Control Unit. Ch. 16. Control Unit Operation. Ch. 17. Microprogrammed Control. - Pt. V. Parallel Organization. Ch. 18. Parallel Processing. - Appendices. Appendix A. Digital Logic. Appendix B. Number Systems. Appendix C. Projects for Teaching Computer Organization and Architecture. - Glossary. - References. - Index.

Data processing & computer science